GENERAL DESCRIPTION

CM6901 is a SLS, SRC/LLC + SR resonant controller and it can operate at both SRC and LLC region with synchronous rectification to achieve high efficiency. Its unique features: FM + 2 PWMING modes. It is used for DC-DC conversion in offline application.

Light load regulation is accomplished by transitioning the controller from frequency modulation mode into PWM mode. We call this is Light load PWMING function. When ac turn off, bulk input voltage will drop. The switching frequency is below the highest resonant point frequency fr1= $1/2\pi\sqrt{LrCr}$; Lr: resonant choke; Cr: resonant cap . SR Ideal Diode PWMING for synchronous drivers is accomplished by comparing the voltage signal at the RSET pin to RTCT ramp. The pulse-width reduction will happen when switching frequency below the highest resonant point frequency fr1. The CM6901 have FM + 2 PWMING modes to have the optimal balance performance between hold-up time and efficiency. The operate region shown as fig1.

CM6901 system has a constant voltage feedback loop with precision 2.5V VFB reference. The 1V ILIMIT can be latched when a standby converter is applied; otherwise, it is an auto-restart I limit.




Fig1 FM+2 PWMING mode

FEATURES

- ♦ 90+ Controller
- Smaller and Thinner Transformer
- ◆ 20ms with reasonable Bulk Cap(hold up time)
- ♦ SLS, SRC/LLC + SR resonant controller
- 2 Gate Drivers: Typical Peak Drive from 12V supply: (PMOS~200 ohm and NMOS~100 ohm).
- ♦ UVLO =11V with 1V Hysteresis.
- Reference OK Comparator.
- ♦ FM + 2 PWMING Mode Operation
- ◆ Light Load PWMING (light load regulation)
- SR Ideal Diode PWMING(cross resonant frequency application)
- ◆ GM FEAO, FM modulation Error Amplifier
- ◆ GM DEAO, PWM Error Amplifier
- ♦ Soft start Capability with Shutdown Function.
- ◆ Auto-Restart during Current LIMIT.
- Precision 2.5V VFB threshold for constant voltage feedback loop.
- ◆ Precision 1V I limit threshold (ILIM).
- Patented

APPLICATIONS

◆ DC-DC Power Supply.

CM6901 Pin Configuration

Top View

]	
1	RSET	VREF		16
2	VFB	VCC		15
3	FEAO	PRIDRV		14
4	D_IN-	PRIDRVB		13
5	D_IN+	SRDRV		12
6	DEAO	SRDRVB		11
7	css	GND		10
8	lLim	RT/CT		9
]	

ORDERING INFORMATION

Part Number	Temperature Range	Package
CM6901XIS*	-40°C to 125°C	16-Pin SOP (S16)
CM6901XISTR*	-40°C to 125°C	16-Pin SOP (S16)
CM6901XIP*	-40℃ to 125℃	16-Pin PDIP (P16)


^{*} X: Suffix for Halogen Free and PB Free Product


THERMAL DATA

PARAMETER	Min	MAX	Unit
Junction Temperature		150	$^{\circ}\!\mathbb{C}$
Thermal Resistance (θ _{JA})			
Plastic DIP		80	°C/W
Plastic SOP		105	°C/W
Case Temperature (θ _{JC})			
Plastic DIP		21.8	°C/W
Plastic SOP		31.25	°C/W

TR: Package is Tape & Reel

BLOCK DIAGRAM







PIN DESCRIPTION

Dim No.				Operating Voltage				
Pin No.	Symbol	Description		Тур.	Max.	Unit		
1	RSET	External resistor which convert FEAO voltage signal into current signal (V to I) for frequency modulation. SR is PWMING Control , when RSET lower than 1.5V.	0		5.5	V		
2	VFB	Non-inverting input into resonant error amplifier .	0	2.5	3	V		
3	FEAO	Resonant error amplifier output and compensation node for frequency modulation control.	0		5.5	V		
4	D_IN-	Inverting input into Light load PWMING error mode amplifier.	0		6	V		
5	D_IN+	Non-inverting input into Light load PWMING mode error amplifier.			6	V		
6	DEAO	PWM error amplifier output and compensation node for Light load PWMING control			4.5	V		
7	CSS	Soft start for FM/PWM operation with 1V enable threshold. Also, use for auto-restart operation during current limit.	0		5.5+VBE	V		
8	ILIM	Sense Input to current comparator with 1V threshold.	0	1	1.25	V		
9	RTCT	Oscillator timing components which set the minimum frequency.	1.2		3	V		
10	GND	Ground						
11	SDRVB	Synchronous MOSFET driver output.	-0.3		VCC	V		
12	SDRV	Synchronous MOSFET driver output.	-0.3		VCC	V		
13	PRIDRVB	Primary side MOSFET driver output.			VCC	V		
14	PRIDRV	Primary side MOSFET driver output.			VCC	٧		
15	VCC	Positive supply for the IC	10	15	20	V		
16	VREF	Buffered output for the 7.5V voltage reference		7.5		V		


ABSOULTE MAXIMUM RATINGS

(TA=25 $^{\circ}$ C, unless otherwise specified.)

The following ratings designate persistent limits beyond which damage to the device may occur.

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	21	V
SRDRV	SRDRV Voltage	GND-0.3 to VCC+0.3	V
SRDRVB	SRDRVB Voltage	GND-0.3 to VCC+0.3	V
PRIDRV	PRIDRV Voltage	GND-0.3 to VCC+0.3	V
PRIDRVB	PRIDRVB Voltage	GND-0.3 to VCC+0.3	V
	Driver Voltage (period less than 50ns)	GND-3.0 to VCC+0.3	V
Driver	Driver Voltage (period less than 25ns)	GND-5.0 to VCC+0.3	V
(Pin11~Pin14)	Driver Out Sink or Source	0.12	Α
	Driver Out Sink or Source (period less than 5us)	0.25	Α
VREF	VREF Voltage	GND-0.3 to 8	V
VREF	VREF Transient Voltage (period less than 2ms)	8.5	V
VREF	VREF Transient Voltage (period less than 300us)	10	V
IREF	VREF Current	5	mA
RTCT	RTCT Voltage	-0.3 to VREF+0.3	V
VILIM	VILIM Voltage	-0.3 to VREF+0.3	V
CSS	CSS Voltage	-0.3 to VREF+0.3	V
DEAO	PWM Error Amplifier Output Voltage	-0.3 to VREF+0.3	V
D_IN+	Non-Inverting Input Into PWM Error Amplifier Voltage	-0.3 to VREF+0.3	V
FEAO	Resonant Error Amplifier Output Voltage	-0.3 to VREF+0.3	V
VFB	Non-Inverting Input Into Resonant Error Amplifier Voltage	-0.3 to VREF+0.3	V
RSET	V to I Voltage	-0.3 to VREF+0.3	V

IC Test Equivalent External Circuit





ELECTRICAL CHARACTERISTICS

(VCC=12V, RT=40.2K±1%, CT=1470PF±1%, Freq. = 50 KHz, Duty Cycle=48% , Temp= -40 \sim 125 $^{\circ}$ C, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
VREF (pin 16) test						
	VREF	TA=25°C; Iref=1mA	7.41	7.5	7.59	V
Reference Voltage (note1)	VREF	TA=-40°C; Iref=0mA	7.44	7.53	7.62	V
	VREF	TA=125°C; Iref=0mA	7.53	7.67	7.7	V
Line Regulation		11.5V < Vcc < 16.5V		10	25	mV
Load Regulation		0mA < Iref < 5mA, TA=25°C	0	10	25	mV
VCC (pin 15)						
VCC Start up voltage	Vstart		10.5	10.8	11.1	V
VCC Turn off voltage			9.5	10	10.5	V
VCC Start up current		TA=25°C	63.5	78.25	93	uA
UVLO Hysteresis	Hys		0.95	1	1.05	V
Operating Current	ICC	TA=25°C	0.7	1	1.3	mA
SRDRVB , SRDRV , PRIDRVB ,	PRIDRV (pin	11,12,13,14)		I	1	ı
Output Low Voltage	Vol	Isrdrv=-6mA		0.6	1.2	V
Output High Voltage	Voh	Isrdrv=+6mA	9.6	10.8		V
lout peak source current	lout			0.12		Α
lout peak sink current	lout			0.12		Α
PMOS Rdson	Rout	TA=25°C		200	250	Ohm
NMOS Rdson	Rout	TA=25℃		100	150	Ohm
Dead Time between PRIDRV and PRIDRVB(TDEAD ¹)	TDead ¹	TA=25℃		1		us
,		(CT discharge time)				
Rising Edge Delay Between PRIDRV and SRDRV(TDelay ¹)	TDelay ¹	TA=25°℃	164	205	246	ns
Falling Edge Delay Between SRDRV and PRIDRV(TDelay²)	TDelay ²	TA=25℃	168	210	252	ns
Duty Cycle Range			0		50	%
ILIM (pin 8)		,	•			•
SS Voltage Hi (SS rise > 5V)		TA=25°C	0.95	1	1.05	V
SS Voltage Low (SS rise < 5V)		TA=25°C	1.31	1.64	1.97	V



ELECTRICAL CHARACTERISTICS

(VCC=12V, RT=40.2K±1%, CT=1470PF±1%, Freq. = 50 KHz, Duty Cycle=48%, Temp=-40 \sim 125 $^{\circ}$ C, unless otherwise specified.)

specified.)				1		
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CSS (pin 7)						
Soft Start Current	Iss	TA=25℃	6.7	7.5	8.5	uA
Enable Voltage	Ven	TA=25℃	0.9	1.0	1.1	V
Enable Hysteresis	Vhys	TA=25℃		100		mV
Auto-restart Upper Threshold	Vup		4.85	5.0	5.15	V
Auto-restart Lower Threshold	Vlw			1-Vhyst		V
FEAO Resonant Error Amplifie	r (pin 3)					
Input Voltage Range					6	V
Transconductance	GMV	VFB±50mV, TA=25℃	37	49.5	62	umho
VFB (Pin2)						
		TA=25°ℂ	2.48	2.5	2.52	V
Feedback Reference Voltage		TA=125°C	2.49	2.51	2.53	V
		TA=-40°C	2.47	2.49	2.51	V
Input Bias Current			-1	-0.5		uA
UL1950_Vth		Ramp down VFB until PRIDRV turn off	0.25	0.5	0.75	V
Output High Voltage				5.5+VBE		V
Output Low Voltage				0.1	0.4	V
Sink Current		VFB =250mV , TA=25℃	-21.5	-17.55	-13.6	uA
Source Current		VFB = -250mV , TA=25℃	12.4	16.7	21	uA
Open Loop Gain				60		dB
DEAO PWM Error Amplifier (pi	n 6)					
Input Voltage Range					6	V
Reference Voltage			0.96	1.01	1.06	V
Transconductance	Gm	TA=25°C	95	125	155	umho
Input Bias Current			-1.0	-0.5		uA
Output Voltage High				3+VBE		V
Output Voltage Low				0.1	0.4	V
Sink Current				-5		uA
Source Current				7		uA
Open Loop Gain				60		dB

ELECTRICAL CHARACTERISTICS


Test conditions:

(VCC=12V, RT=40.2K±1%, CT=1470PF±1%, Freq. = 50 KHz, Duty Cycle=48%, Temp=-40 ~ 125 ℃, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
RTCT Oscillator test ; RT=40.2M	(±1%;CT=1470	pF±1%, (pin 9)				
Initial Accuracy		TA=25°C	48.5	50	51.5	Khz
Voltage Stability		11.5V < Vcc < 16.5V		1		%
Temperature Stability				2		%
Ramp Valley to Peak Voltage	Peak voltage:	3V;Valley voltage:1.25V		2		V
CT Discharge Time (TDEAD ¹)				1		uS
Maximum Duty cycle	Duty test	When DEAO > 3.0V		48		%
Minimum Duty Cycle	Duty test	When DEAO < 1.2V		0		%
SR Ideal Diode function test: Rset1=30.1K±1%; Rset2=215K±	1% (pin12) Pin	1 to Gnd=Rset1; Pin1 to Vi	ref=Rset2;Rdea	ao1=150K;Rdea	ao2=3M;D_in-	+=4.5V
	TA=25°C , W	hen Feao=2.2V	41.8	44	46.2	%
Maximum Duty cycle	FEAO=2.2V at frequency (define resonant frequency)		38	40	46.2	KHZ
Minimum Duty cycle	TA=25°C , sw FEAO=1.57V	veep Feao; when	26.37	29.3	32.23	%
Frequency at Minimum Duty cycle	TA=25℃ , w	hen FEAO=1.57V	23.62	25	27.04	KHz

Note : " DO NOT SET D+ > 4.5V unless you want to disable 'Light Load PWMing'" " If Rdeao2/Rdeao1 gain is lower, D+ needs to even lower".

TIMING DIAGRAM



OSCILLATOR

The oscillator frequency is determined by the values of RT and CT.

Design for RT/CT frequency:

fosc = 1 / (tramp + tDEADTIME)

tramp = RT * CT * In((VREF + ICHG*RT -1.25)/(VREF + ICHG*RT -3)) where


ICHG = ICHG current= 4*(FEAO-VBE)/RSET1-(VREF-VRset)/Rset2+((D in+) -VRset)/Rdeao1

4 for current mirror multiply 4

RSET1=Pin 1 to Gnd resistor; Pin9 RTCT peak voltage=3V; valley=1.25V

(TDEAD1): Dead Time between PRIDRV and PRIDRVB: Discharge CT

tDEADTIME=770*CT



RESONANT SECTION


FM Modulator

Frequency modulation of the resonant controller section is accomplished by controlling the **Charging Current** of the oscillator through resonant error amplifier. The switching frequency of the resonant section is ½ of the oscillator frequency (RT/CT). Compensation is accomplished by connecting R and C in series to the FEAO pin.

2 PWMINGS:

SR Ideal Diode PWMING (Synchronous Outputs)

SR Ideal Diode PWMING for synchronous drivers is accomplished by comparing the voltage signal at the RSET pin to RTCT ramp. The pulse-width reduction happens when the voltage at the RSET is lower than 1.5V. This allows safe operation of the power converter with synchronous rectification when the switching frequency is **below the highest resonant point frequency fr1**.Avoid Mosfet revise current in SR application.




SR Ideal Diode PWMING

Light Load PWMING

In a typical Application , low gain configuration accomplished by connecting R_{deao1} and R_{deao2} in the closed loop configuration . The gain for the PWM is determined by R_{deao1} and R_{deao2} where the gain is equal to $-R_{deao2}/R_{deao1}$. The voltage of VR_{set} at which the controller goes into FM and PWM simultaneously is equal to :

VRset = $D_IN+ \times (1+R_{deao1}/R_{deao2}) - (R_{deao1}/R_{deao2}) \times 3$ where 3 is the peak voltage of RTCT


Vary in R_{set} from VR_{set} to VR_{set} + 1.75 × R_{deao1}/R_{deao2} will cause the duty cycle to vary from 50% to 0% while the frequency will vary proportionally according to 1.75* R_{deao1}/R_{deao2} where 1.75 is the peak-to-peak voltage of the RTCT ramp. For proper operation, select R_{deao2} value so that the current through R_{deao2} {((D_IN+) - 1.25)/ R_{deao2} } should be less than 5uA.




Soft Start and Enable

Soft start of the FM and PWM is controlled by the selection of the external capacitor at CSS pin (note1). A typical current source of 7.5uA supplies the charging current for the capacitor. Soft start of the FM and PWM begins at 1V. When SS is less than 1V, FEAO is forced to 5.25V+VBE by internal circuit. When SS is above 1V, FEAO is no longer forced to 5.25V + VBE. As soon as SS is above 1V, FEAO frequency modulation loop becomes active (VFB-(SS-1)*GMV and FEAO Voltage will be determined by the FEAO error amplifier which is a function of SS signal and the VFB signal. When ss rise reach to 3.5V, it mean main converter into close loop control.

The soft start pin CSS also serves as an enable function. The output drivers are enabled when CSS pin reached 1V.





FAEO=(VFB-(SS-1))*GMV


Auto-retry Mode

During normal operation, CSS pin will be charged to 5.5V + VBE.

- a) VFB less than 0.5V avoid VFB short to GND.
- b) ILIM exceeds 1V due to over current condition.


Output drivers are immediate set to low, and CSS begins to discharge with 0.75uA current source. When CSS pin is below 0.9V, 7.5uA current source start charging the CSS pin. When CSS pin reaches 1V, the output drivers are re-enable and the controller goes into soft start mode. If over current condition still exists then, the outputs are immediately disabled, but CSS continues to charge toward 5V. When CSS reaches 5V, 7.5uA charging current is disabled and 0.75uA current source begins to discharge the CSS, and the cycle repeat until over current condition is removed.


OCP Setting







TYPICAL APPLCATION CIRCUIT













PACKAGE DIMENSION

16-PIN PDIP (P16)




dynthold	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHS		
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX
A			4.32			0.170
A1	0.38			0.015		
ь	1.40		1.65	0.055		0.065
b1	0.40		0.56	0.016		0.022
C	0.20		0.31	0.008		0.012
D	18.79		19.31	0.740		0.760
E	7.49		8.26	0.295		0.325
E1	6.09		6.61	0.240		0.260
e		2.54			0.100	
L	3.18			0.125		
m	0.50			0.02		
θ	0°		15°	0°		15°






16-PIN SOP (S16)



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCH		
311010013	MIN	NOM	MAX	MIN	NOM	MAX
A1	0.10	2007	0.25	0.004	200038	0.010
A2	1.40		1.55	0.055	2002	0.061
ь	0.30	2027	0.51	0.012	2002	0.020
С	0.15		0.26	0.006	2002	0.010
D	9.80	2027	10.06	0.386	2002	0.396
E	5.79	2007	6.20	0.228	2002	0.244
E1	3.76	2027	4.01	0.148	2002	0.158
e	- 122	1.27	2.02	52005	0.050	
L	0.38	10029	0.69	0.015	200	0.035
m	0.43	2027	0.69	0.017	2002	0.027
θ	0"	10.22	8"	0.0	2002	8"

E) POSED PAD DIMENSION: (nm) PAD SIZE:) =2.3 ; Y=2.8



NOTES:

- 1.JEDEC OUTLINE: MS-012 AC
- 2.DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15mm. PER SIDE.
- 3.DIMENSIONS "E1" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE.

IMPORTANT NOTICE

Champion Microelectronic Corporation (CMC) reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. CMC integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of CMC products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

CMC assumes to no liability to customer product design or application support. CMC warrants the performance of its products to the specifications applicable at the time of sale.

Hsin	Chu	Head	quart	er
113111	Ollu	ııcau	quai t	CI

Sales & Marketing

5F, No. 11, Park Avenue II, Science-Based Industrial Park,	21F., No. 96, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 22102,
HsinChu City, Taiwan	Taiwan, R.O.C.
TEL: +886-3-5679979	TEL: +886-2-2696 3558
FAX: +886-3-5679909	FAX: +886-2-2696 3559